Differences between version 3 and previous revision of CMOS.
Other diffs: Previous Major Revision, Previous Author, or view the Annotated Edit History
Newer page: | version 3 | Last edited on Monday, August 11, 2003 7:27:48 pm | by CraigBox | Revert |
Older page: | version 2 | Last edited on Monday, August 11, 2003 7:25:38 pm | by JamesSpooner | Revert |
@@ -1,5 +1,5 @@
-Complementry Metal
on Oxide Semiconductor
.
+[Acronym] for __C__omplementry __M__etal
on __O__xide __S__emiconductor
.
The simplest of CMOS gates is a CMOS inverter gate. A nMOSFET and a pMOSFET are have one pin connected to either GND or VDD (respectively) and the other terminal connected as the output of the gate.
The gate pins of the [MOSFET]s are connected together as the input. When the Input=VDD, the pMOSFET is off and the nMOSFET is turned on. This means the output is connected to GND, which is logically opposite to VDD (the input). When the Input=GND, the pMOSFET is on and the nMOSFET is off, meaning the output is connected to VDD.