Differences between version 2 and revision by previous author of CISC.
Other diffs: Previous Major Revision, Previous Revision, or view the Annotated Edit History
| Newer page: | version 2 | Last edited on Monday, October 28, 2002 5:52:15 pm | by PerryLorier | Revert |
| Older page: | version 1 | Last edited on Monday, October 28, 2002 4:53:34 pm | by JohnMcPherson | Revert |
@@ -1,7 +1,7 @@
-An [Acronym] for Complex Instruction Set Computing
(or chip?)
+An [Acronym] for __C__omplex __I__nstruction __S__et __C__omputing
(or chip?)
Describes a [CPU] that has a large number of machine level instructions hard-coded into it. The most well-known example is the [Intel] [x86] family - each revision has introduced new instructions (for example, MMX extensions) so that the number of instructions in the chip is now well over several hundred.
Compare with [RISC] (R = reduced)
See http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-1.html for a more in-depth discussion.
