Annotated edit history of
CISC version 2, including all changes.
View license author blame.
| Rev |
Author |
# |
Line |
| 2 |
PerryLorier |
1 |
An [Acronym] for __C__omplex __I__nstruction __S__et __C__omputing (or chip?) |
| 1 |
JohnMcPherson |
2 |
|
| |
|
3 |
Describes a [CPU] that has a large number of machine level instructions hard-coded into it. The most well-known example is the [Intel] [x86] family - each revision has introduced new instructions (for example, MMX extensions) so that the number of instructions in the chip is now well over several hundred. |
| |
|
4 |
|
| |
|
5 |
Compare with [RISC] (R = reduced) |
| |
|
6 |
|
| |
|
7 |
See http://www.arstechnica.com/cpu/4q99/risc-cisc/rvc-1.html for a more in-depth discussion. |
