Annotated edit history of
APIC version 7 showing authors affecting page license.
View with all changes included.
| Rev |
Author |
# |
Line |
| 2 |
PhilMurray |
1 |
An [Acronym] for __A__dvanced __P__rogrammable __I__nterrupt Controller. |
| |
|
2 |
|
| 5 |
AristotlePagaltzis |
3 |
The [APIC] is split into two parts, the Local [APIC] and the [I/O]-[APIC]. |
| |
|
4 |
|
| |
|
5 |
The Local [APIC] is found on uniprocessor and mulitprocessor systems and built into recent [x86] chips (Pentium Pro and up). The Local [APIC] can be used by the OperatingSystem to program interrupts to wake up threads, on [SMP] machines it can be used to send interrupts to another processor. The Local [APIC] also has a handy timer in it, you can set the timer to whatever you want and it'll start generating interrupts. |
| 2 |
PhilMurray |
6 |
|
| |
|
7 |
The IO-APIC is only really useful for [SMP] systems. It is used for sending various interrupts to various [CPU]s in the system. Without an [I/O]-[APIC], interrupts from hardware only get delivered to the boot [CPU]. Another advantage is that [PCI] interrupts can be sent around the system without overlapping [IRQ]s. |
| 4 |
DanielLawson |
8 |
|
| |
|
9 |
See also: [Intel]’s [APIC notes | http://www.intel.com/design/chipsets/datashts/290566.htm] |
